Incisive Formal Verifier
Provides assertion-based verification and debugging for RTL block designs. Speeds time to block design closure with early error detection, analysis and debugging. Reduces risk of re-spin by finding bugs and eases chip-level verification by delivering block-level verification. Optimized to contribute data and coverage metrics to further accelerate a metric-driven system-on-chip (SoC) and silicon design flow.